

Polymorph Engine (Tessellation)

Instruction Cache

|                |          |                |          |                |          |                |          |
|----------------|----------|----------------|----------|----------------|----------|----------------|----------|
| Warp Scheduler |          | Warp Scheduler |          | Warp Scheduler |          | Warp Scheduler |          |
| Dispatch       | Dispatch | Dispatch       | Dispatch | Dispatch       | Dispatch | Dispatch       | Dispatch |

Register File (65,536 x 32b)

|      |      |      |      |      |      |       |     |      |      |      |      |      |      |       |     |
|------|------|------|------|------|------|-------|-----|------|------|------|------|------|------|-------|-----|
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |
| Core | Core | Core | Core | Core | Core | LD/ST | SFU | Core | Core | Core | Core | Core | Core | LD/ST | SFU |

Constant Cache

64 KB Shared RAM / L1 Cache

Texture Cache

|     |     |     |     |     |     |     |     |
|-----|-----|-----|-----|-----|-----|-----|-----|
| Tex | Tex | Tex | Tex | Tex | Tex | Tex | Tex |
| Tex | Tex | Tex | Tex | Tex | Tex | Tex | Tex |

Interconnect